- Career Center Home
- Search Jobs
- TPU Compute RTL Design Engineer
Results
Job Details
Explore Location
Google
Sunnyvale, California, United States
(on-site)
Posted
15 hours ago
Google
Sunnyvale, California, United States
(on-site)
Job Type
Full-Time
TPU Compute RTL Design Engineer
The insights provided are generated by AI and may contain inaccuracies. Please independently verify any critical information before relying on it.
TPU Compute RTL Design Engineer
The insights provided are generated by AI and may contain inaccuracies. Please independently verify any critical information before relying on it.
Description
Minimum qualifications:- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 8 years of experience with digital design using SystemVerilog RTL.
Experience with power, performance and area optimizations.
Preferred qualifications:
- Experience interacting with software, architecture, physical design and other cross-functional teams.
- Knowledge of processor design, accelerators, or memory hierarchies.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As an ASIC Design Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators.
Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $163000 - $237000 (USD) 15% bonus target equity benefits
Learn more about benefits at Google.
Responsibilities
- Work independently to create and review the compute subsystem's design microarchitecture specifications.
- Define compute subsystem integration requirements to the SOC.
- Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
- Work with design validation (DV) teams to create testplans to verify, and debug design RTL.
- Work with physical design teams to ensure design meets physical requirements and timing closure.
${qualifications}${responsibilities}
Requisition #: 109891610962993862
pca3lyuhf
Job ID: 84842947
Jobs You May Like
Median Salary
Net Salary per month
$8,512
Median Apartment Rent in City Center
(1-3 Bedroom)
$3,330
-
$5,403
$4,367
Safety Index
76/100
76
Utilities
Basic
(Electricity, heating, cooling, water, garbage for 915 sq ft apartment)
$130
-
$500
$255
High-Speed Internet
$45
-
$105
$65
Transportation
Gasoline
(1 gallon)
$4.77
Taxi Ride
(1 mile)
$3.27
Data is collected and updated regularly using reputable sources, including corporate websites and governmental reporting institutions.
Loading...
